Memory Arrays

- Efficiently store large amounts of data
- Three common types:
  - Dynamic random access memory (DRAM)
  - Static random access memory (SRAM)
  - Read only memory (ROM)
- An $M$-bit data value can be read or written at each unique $N$-bit address.
Memory Arrays

- Two-dimensional array of bit cells
- Each bit cell stores one bit
- An array with $N$ address bits and $M$ data bits:
  - $2^N$ rows and $M$ columns
  - **Depth**: number of rows (number of words)
  - **Width**: number of columns (size of word)
  - **Array size**: depth $\times$ width $= 2^N \times M$

![Diagram of Memory Array]

```
<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>010</td>
</tr>
<tr>
<td>10</td>
<td>100</td>
</tr>
<tr>
<td>01</td>
<td>110</td>
</tr>
<tr>
<td>00</td>
<td>011</td>
</tr>
</tbody>
</table>
```
Memory Array: Example

- $2^2 \times 3$-bit array
- Number of words: 4
- Word size: 3-bits
- For example, the 3-bit word stored at address 10 is 100

Example:

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>010</td>
</tr>
<tr>
<td>10</td>
<td>100</td>
</tr>
<tr>
<td>01</td>
<td>110</td>
</tr>
<tr>
<td>00</td>
<td>011</td>
</tr>
</tbody>
</table>

Array

Address

Data

2

3

depth

width
Memory Arrays

1024-word x 32-bit Array

Address

Data
Memory Array Bit Cells

Example:

- wordline
- bitline
- stored bit
Memory Array Bit Cells

Example:

- Bit 0:
  - Wordline: 0
  - Stored bit: 0
  - Bitline: Z

- Bit 1:
  - Wordline: 1
  - Stored bit: 1
  - Bitline: Z

- Bit Z:
  - Wordline: Z
  - Stored bit: Z
  - Bitline: Z
Memory Array

- **Wordline:**
  - similar to an enable
  - allows a single row in the memory array to be read or written
  - corresponds to a unique address
  - only one wordline is HIGH at any given time
Types of Memory

- Random access memory (RAM): volatile
- Read only memory (ROM): nonvolatile
RAM: Random Access Memory

- **Volatile**: loses its data when the power is turned off
- Read and written quickly
- Main memory in your computer is RAM (DRAM)

Historically called *random* access memory because any data word can be accessed as easily as any other (in contrast to sequential access memories such as a tape recorder)
ROM: Read Only Memory

- **Nonvolatile**: retains data when power is turned off
- Read quickly, but writing is impossible or slow
- Flash memory in cameras, thumb drives, and digital cameras are all ROMs

Historically called *read only* memory because ROMs were written at manufacturing time or by burning fuses. Once ROM was configured, it could not be written again. This is no longer the case for Flash memory and other types of ROMs.
Types of RAM

- Two main types of RAM:
  - Dynamic random access memory (DRAM)
  - Static random access memory (SRAM)

- Differ in how they store data:
  - DRAM uses a capacitor
  - SRAM uses cross-coupled inverters
Robert Dennard, 1932 -

- Invented DRAM in 1966 at IBM
- Others were skeptical that the idea would work
- By the mid-1970’s DRAM was in virtually all computers
• Data bits stored on a capacitor
• Called *dynamic* because the value needs to be refreshed (rewritten) periodically and after being read:
  – Charge leakage from the capacitor degrades the value
  – Reading destroys the stored value
DRAM

stored bit = 1

stored bit = 0
SRAM

![SRAM Diagram]

- **wordline**
- **bitline**
- **stored bit**
## Memory Arrays

### 2:4 Decoder

<table>
<thead>
<tr>
<th>Address</th>
<th>wordline&lt;sub&gt;3&lt;/sub&gt;</th>
<th>stored bit</th>
<th>wordline&lt;sub&gt;2&lt;/sub&gt;</th>
<th>stored bit</th>
<th>wordline&lt;sub&gt;1&lt;/sub&gt;</th>
<th>stored bit</th>
<th>wordline&lt;sub&gt;0&lt;/sub&gt;</th>
<th>stored bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Data Bus

- Data<sub>2</sub>: 2, 0, 1, 1
- Data<sub>1</sub>: 0, 1, 1, 0
- Data<sub>0</sub>: 1, 0, 1, 1

### DRAM Bit Cell:

- Bitline
- Wordline

### SRAM Bit Cell:

- Bitline
- Wordline

---

Copyright © 2007 Elsevier
ROMs: Dot Notation

Address $^2$

Decoder

2:4

Bit cell containing 0

Bit cell containing 1

Copyright © 2007 Elsevier
• Developed memories and high speed circuits at Toshiba from 1971-1994.
• Invented Flash memory as an unauthorized project pursued during nights and weekends in the late 1970’s.
• The process of erasing the memory reminded him of the flash of a camera
• Toshiba slow to commercialize the idea; Intel was first to market in 1988
• Flash has grown into a $25 billion per year market.
ROM Storage

Address Data

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>010</td>
</tr>
<tr>
<td>10</td>
<td>100</td>
</tr>
<tr>
<td>01</td>
<td>110</td>
</tr>
<tr>
<td>00</td>
<td>011</td>
</tr>
</tbody>
</table>

2:4 Decoder

Address $^2$

11 10
ROM Logic

Data_2 = A_1 \oplus A_0

Data_1 = \overline{A_1} + A_0

Data_0 = \overline{A_1} \overline{A_0}

2:4 Decoder

Address^2

11

10
Example: Logic with ROMs

- Implement the following logic functions using a $2^2 \times 3$-bit ROM:
  - $X = AB$
  - $Y = A + B$
  - $Z = AB$
Example: Logic with ROMs

- Implement the following logic functions using a $2^2 \times 3$-bit ROM:
  - $X = AB$
  - $Y = A + B$
  - $Z = A\overline{B}$
Logic with Any Memory Array

$\text{Address} = 2$

2:4 Decoder

$\begin{array}{c|c|c|c}
\text{wordline}_3 & \text{bitline}_2 & \text{bitline}_1 & \text{bitline}_0 \\
\hline
\text{stored bit} = 0 & \text{stored bit} = 1 & \text{stored bit} = 0 & \\
\text{wordline}_2 & & & \\
\text{stored bit} = 1 & \text{stored bit} = 0 & \text{stored bit} = 0 & \\
\text{wordline}_1 & & & \\
\text{stored bit} = 1 & \text{stored bit} = 1 & \text{stored bit} = 0 & \\
\text{wordline}_0 & & & \\
\text{stored bit} = 0 & \text{stored bit} = 1 & \text{stored bit} = 1 & \\
\end{array}$

\begin{align*}
\text{Data}_2 &= A_1 \oplus A_0 \\
\text{Data}_1 &= A_1 + A_0 \\
\text{Data}_0 &= A_1 A_0
\end{align*}
Logic with Memory Arrays

- Implement the following logic functions using a $2^2 \times 3$-bit memory array:
  - $X = AB$
  - $Y = A + B$
  - $Z = A \overline{B}$

![Diagram of a 2:4 decoder with stored bits for A, B, X, Y, Z]
Logic with Memory Arrays

- Called *lookup tables* (LUTs): look up output at each input combination (address)

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Truth Table**

**2:4 Decoder**

- bitline
- stored bit = 0
- stored bit = 0
- stored bit = 0
- stored bit = 1
Multi-ported Memories

- **Port:** address/data pair
- 3-ported memory
  - 2 read ports (A1/RD1, A2/RD2)
  - 1 write port (A3/WD3, WE3 enables writing)
- Small multi-ported memories are called *register files*