



SCE 0110 -  
Elementos de Lógica Digital I

**Flip-Flops, Registradores e  
Contadores (continuacao)**

Prof. Dr. Vanderlei Bonato




(a) Circuit




(b) Timing diagram

Figure 7.20. A three-bit up-counter.



(a) Circuit




(b) Timing diagram


Figure 7.21. A three-bit down-counter.

Clock cycle	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

Table 7.1. Derivation of the synchronous up-counter.



(a) Circuit



(b) Timing diagram

Figure 7.22. A four-bit synchronous up-counter.




Figure 7.23. Inclusion of Enable and Clear capability.